This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[参考译文] SN74LVC1G175:当!CLR 和 CLK 悬空时,Q 输出

Guru**** 1826200 points
Other Parts Discussed in Thread: SN74LVC1G175
请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。

https://e2e.ti.com/support/logic-group/logic/f/logic-forum/1218878/sn74lvc1g175-q-output-when-clr-and-clk-are-floating

器件型号:SN74LVC1G175

尊敬的 TI 逻辑产品团队:

我们能否保证 Q 输出将保持低电平,此时!CLR 和 CLK 输入悬空,并通过外部下拉电阻将 D 输入拉至低电平? SN74LVC1G175由3.3V 电源供电。

谢谢、此致、
KF.