使用MSP430G2755 P1.1管脚产生pwm波形，没有任何输出

恭喜楼主，刚好有啊。

http://www.ti.com/cn/lit/zip/slac562

下载地址

——————————————————————————————————————

File Name Description
----------------------------------------------------------------------------------------
msp430g2x55_1.c Software Toggle P1.0
msp430g2x55_adc10_01.c ADC10, Sample A0, AVcc Ref, Set P1.0 if A0 > 0.5*AVcc
msp430g2x55_adc10_02.c ADC10, Sample A0, 1.5V Ref, Set P1.0 if A0 > 0.2V
msp430g2x55_adc10_03.c ADC10, Sample A10 Temp, Set P1.0 if Temp ++ ~2C
msp430g2x55_adc10_04.c ADC10, Sample A0, Signed, Set P1.0 if A0 > 0.5*AVcc
msp430g2x55_adc10_05.c ADC10, Sample A11, Lo_Batt, Set P1.0 if AVcc < 2.3V
msp430g2x55_adc10_06.c ADC10, Output Internal Vref on P2.4 & ADCCLK on P1.0
msp430g2x55_adc10_07.c ADC10, DTC Sample A0 64x, AVcc, Repeat Single, DCO
msp430g2x55_adc10_08.c ADC10, DTC Sample A0 64x, 1.5V, Repeat Single, DCO
msp430g2x55_adc10_09.c ADC10, DTC Sample A10 64x, 1.5V, Repeat Single, DCO
msp430g2x55_adc10_10.c ADC10, DTC Sample A2-0, AVcc, Single Sequence, DCO
msp430g2x55_adc10_11.c ADC10, Sample A0, 1.5V, TA1 Trig, Set P1.0 if > 0.5V
msp430g2x55_adc10_12.c ADC10, Sample A7, 1.5V, TA1 Trig, Ultra-Low Pwr
msp430g2x55_adc10_13.c ADC10, DTC Sample A1 32x, AVcc, TA0 Trig, DCO
msp430g2x55_adc10_14.c ADC10, DTC Sample A1-0 32x, AVcc, Repeat Seq, DCO
msp430g2x55_adc10_15.c ADC10, DTC Sample A10 32x to Flash, Int Ref, DCO
msp430g2x55_adc10_16.c ADC10, DTC Sample A0 -> TA1, AVcc, DCO
msp430g2x55_adc10_17.c ADC10, DTC Sample A0 -> TA1, AVcc, HF XTAL
msp430g2x55_adc10_18.c ADC10, DTC Sample A1/0 -> TA1/2, 2.5V, HF XTAL
msp430g2x55_adc10_19.c ADC10, DTC Sample A0 64x, AVcc, HF XTAL
msp430g2x55_adc10_20.c ADC10, DTC Sample A0 2-Blk Cont. Mode, AVcc, HF XTAL
msp430g2x55_adc10_temp.c ADC10, Sample A10 Temp and Convert to oC and oF
msp430g2x55_ca_01.c Comp_A, Output Reference Voltages on P4.1
msp430g2x55_ca_02.c Comp_A, Detect Threshold, Set P1.0 if P1.1 > 0.25*Vcc
msp430g2x55_ca_03.c Comp_A, Simple 2.2V Low Battery Detect
msp430g2x55_clks.c Basic Clock, Output Buffered SMCLK, ACLK and MCLK/10
msp430g2x55_dco_flashcal.c DCO Calibration Constants Programmer
msp430g2x55_flashwrite_01.c Flash In-System Programming, Copy SegC to SegD
msp430g2x55_flashwrite_03.c Flash In-System Programming w/ Timer_A, Copy SegC to SegD
msp430g2x55_flashwrite_04.c Flash In-System Programming w/ Timer_A, Copy SegD to A/B/C
msp430g2x55_fll_01.c Basic Clock, Implement Auto RSEL SW FLL
msp430g2x55_fll_02.c Basic Clock, Implement Cont. SW FLL with Auto RSEL
msp430g2x55_hfxtal.c Basic Clock, MCLK Sourced from HF XTAL
msp430g2x55_hfxtal_nmi.c Basic Clock, LFXT1/MCLK Sourced from HF XTAL, NMI
msp430g2x55_lpm3.c Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK
msp430g2x55_lpm3_vlo.c Basic Clock, LPM3 Using WDT ISR, VLO ACLK
msp430g2x55_nmi.c Configure RST/NMI as NMI
msp430g2x55_p1_01.c Software Poll P1.3, Set P1.0 if P1.3 = 1
msp430g2x55_p1_02.c Software Port Interrupt Service on P1.3 from LPM4
msp430g2x55_p1_03.c Poll P1 With Software with Internal Pull-up
msp430g2x55_p1_04.c P1 Interrupt from LPM4 with Internal Pull-up
msp430g2x55_rosc.c DCOCLK Biased with External Resistor Rosc
msp430g2x55_ta_01.c Timer_A, Toggle P1.0, TACCR0 Cont. Mode ISR, DCO SMCLK
msp430g2x55_ta_02.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, DCO SMCLK
msp430g2x55_ta_03.c Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430g2x55_ta_04.c Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430g2x55_ta_05.c Timer_A, Toggle P1.0, TACCR0 Up Mode ISR, 32kHz ACLK
msp430g2x55_ta_06.c Timer_A, Toggle P1.0, TACCR1 Cont. Mode ISR, DCO SMCLK
msp430g2x55_ta_07.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, DCO SMCLK
msp430g2x55_ta_08.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, 32kHz ACLK
msp430g2x55_ta_09.c Timer_A, Toggle P1.0-3, Cont. Mode ISR, HF XTAL ACLK
msp430g2x55_ta_10.c Timer_A, Toggle P1.1/TA0, Up Mode, DCO SMCLK
msp430g2x55_ta_11.c Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK
msp430g2x55_ta_12.c Timer_A, Toggle P1.1/TA0, Up Mode, HF XTAL ACLK
msp430g2x55_ta_13.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK
msp430g2x55_ta_14.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK
msp430g2x55_ta_15.c Timer_A, Toggle P1.1/TA0, Up/Down Mode, HF XTAL ACLK
msp430g2x55_ta_16.c Timer_A, PWM TA1-2, Up Mode, DCO SMCLK
msp430g2x55_ta_17.c Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK
msp430g2x55_ta_18.c Timer_A, PWM TA1-2, Up Mode, HF XTAL ACLK
msp430g2x55_ta_19.c Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK
msp430g2x55_ta_20.c Timer_A, PWM TA1-2, Up/Down Mode, 32kHz ACLK
msp430g2x55_ta_21.c Timer_A, PWM TA1-2, Up/Down Mode, HF XTAL ACLK
msp430g2x55_ta_22.c Timer_A, Ultra-Low Pwr Pulse Accumulator
msp430g2x55_tb_01.c Timer_B, Toggle P1.0, TBCCR0 Cont. Mode ISR, DCO SMCLK
msp430g2x55_tb_02.c Timer_B, Toggle P1.0, TBCCR0 Up Mode ISR, DCO SMCLK
msp430g2x55_tb_03.c Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK
msp430g2x55_tb_04.c Timer_B, Toggle P1.0, Overflow ISR, 32kHz ACLK
msp430g2x55_tb_05.c Timer_B, Toggle P1.0, TBCCR0 Up Mode ISR, 32kHz ACLK
msp430g2x55_tb_06.c Timer_B, Toggle P1.0, TBCCR1 Cont. Mode ISR, DCO SMCLK
msp430g2x55_tb_07.c Timer_B, Toggle P4.0-2, Cont. Mode ISR, DCO SMCLK
msp430g2x55_tb_08.c Timer_B, Toggle P4.0-2, Cont. Mode ISR, 32kHz ACLK
msp430g2x55_tb_09.c Timer_B, Toggle P4.0-2, Cont. Mode ISR, HF XTAL ACLK
msp430g2x55_tb_10.c Timer_B, PWM TB1-2, Up Mode, DCO SMCLK
msp430g2x55_tb_11.c Timer_B, PWM TB1-2, Up Mode, 32kHz ACLK
msp430g2x55_tb_12.c Timer_B, PWM TB1-2, Up Mode, HF XTAL ACLK
msp430g2x55_tb_13.c Timer_B, PWM TB1-2, Up/Down Mode, DCO SMCLK
msp430g2x55_tb_14.c Timer_B, PWM TB1-2, Up/Down Mode, 32kHz ACLK
msp430g2x55_tb_15.c Timer_B, PWM TB1-2, Up/Down Mode, HF XTAL ACLK
msp430g2x55_uscia0_irda_01.c USCI_A0 IrDA External Loopback Test, 8MHz SMCLK
msp430g2x55_uscia0_irda_02.c USCI_A0 IrDA Monitor, 8MHz SMCLK
msp430g2x55_uscia0_irda_03.c USCI_A0 IrDA Physical Layer Comm, 8MHz SMCLK
msp430g2x55_uscia0_spi_09.c USCI_A0, SPI 3-Wire Master Incremented Data
msp430g2x55_uscia0_spi_10.c USCI_A0, SPI 3-Wire Slave Data Echo
msp430g2x55_uscia0_uart_01_115k.c USCI_A0, 115200 UART Echo ISR, DCO SMCLK4
msp430g2x55_uscia0_uart_01_115k_lpm.c USCI_A0, 115200 UART Echo ISR, DCO SMCLK, LPM4
msp430g2x55_uscia0_uart_01_19200.c USCI_A0, 19200 UART Echo ISR, DCO SMCLK
msp430g2x55_uscia0_uart_01_19200_2.c USCI_A0, UART 19200 Echo ISR, HF XTAL SMCLK
msp430g2x55_uscia0_uart_01_9600.c USCI_A0, 9600 UART Echo ISR, DCO SMCLK
msp430g2x55_uscia0_uart_05_9600.c USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK
msp430g2x55_uscia0_uart_06_9600.c USCI_A0, Ultra-Low Pwr UART 9600 String, 32kHz ACLK
msp430g2x55_uscia0_uart_07_9600.c USCI_A0, Ultra-Low Pwr UART 9600 RX/TX, 32kHz ACLK
msp430g2x55_uscia0_uart_08_9600.c USCI_A0, UART 9600 Full-Duplex Transceiver, 32kHz ACLK
msp430g2x55_uscib0_i2c_04.c USCI_B0 I2C Master RX single bytes from MSP430 Slave
msp430g2x55_uscib0_i2c_05.c USCI_B0 I2C Slave TX single bytes to MSP430 Master
msp430g2x55_uscib0_i2c_06.c USCI_B0 I2C Master TX single bytes to MSP430 Slave
msp430g2x55_uscib0_i2c_07.c USCI_B0 I2C Slave RX single bytes from MSP430 Master
msp430g2x55_uscib0_i2c_08.c USCI_B0 I2C Master TX multiple bytes to MSP430 Slave
msp430g2x55_uscib0_i2c_09.c USCI_B0 I2C Slave RX multiple bytes from MSP430 Master
msp430g2x55_uscib0_i2c_10.c USCI_B0 I2C Master RX multiple bytes from MSP430 Slave
msp430g2x55_uscib0_i2c_11.c USCI_B0 I2C Slave TX multiple bytes to MSP430 Master
msp430g2x55_wdt_01.c WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK
msp430g2x55_wdt_02.c WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK
msp430g2x55_wdt_04.c WDT+ Failsafe Clock, DCO SMCLK
msp430g2x55_wdt_05.c Reset on Invalid Address fetch, Toggle P1.0
msp430g2x55_wdt_06.c WDT+ Failsafe Clock, 32kHz ACLK