Other Parts Discussed in Thread: ADC11C125
请问adc11c125配置成为差分时钟输入的时候, 差分输入的电平标准是什么样的?LVPECL Output标准可以吗?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Other Parts Discussed in Thread: ADC11C125
请问adc11c125配置成为差分时钟输入的时候, 差分输入的电平标准是什么样的?LVPECL Output标准可以吗?
CLK INPUT CHARACTERISTICS
VIN(1) Logical “1” Input Voltage VD = 3.6V 2.0 V (min)
VIN(0) Logical “0” Input Voltage VD = 3.0V 0.8 V (max)
when CLK_SEL/DF Input Voltage=(2/3) * VA, The clock input pins can be configured to a differential clock input signal. Input Common-Mode Voltage? clk+ -clk- = Differential Input Voltage ?