XC7VX690T FPGA 接收ADC12J4000数据,模式DDC BYPASS 模式,SYNC一直是低,但FPGA端 GTH端口收不到K28.5,采样率3.2G 3.6G 4.0G都试过,还是收不到。这是怎么回事? SYSREF=15.625M
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
XC7VX690T FPGA 接收ADC12J4000数据,模式DDC BYPASS 模式,SYNC一直是低,但FPGA端 GTH端口收不到K28.5,采样率3.2G 3.6G 4.0G都试过,还是收不到。这是怎么回事? SYSREF=15.625M