This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
在用高速AD采样时当采样开始后发现输入信号质量恶化，感觉应该是采样时钟的影响，请问怎样隔离
Dai
请问怎么样定位是输入信号质量恶化呢？如果是时钟的影响，可以在PCB上做好隔离，比如时钟和输入垂直等。PCB的堆叠结构的规则等
输入信号变差可能是驱动电路没有做好，注意A/D要求的输入阻抗，采用放大器进行隔离等；
