In LVDS test mode, all 0, all 1, 01 alternate, 11111110000000 and custom modes can run normally, but the frame clock captured by configured ramp, toggle, prbs mode and ila will be out of alignment, and the collected data will be wrong. What is the cause? Do you need TX_TRIG clock signals to configure ramp, toggle and prbs?
