LMK04828 使用单PLL 2,PLL1被PD了,设置成0-delay mode,用clock Design tool 调整了环路,但是还不能lock,是不是0-delay必须用双PLL?,0-delay模式需要注意什么?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
单环肯定是可以做0 delay的.参加手册2.1.1.4
When a 0-delay mode is used, a clock output will be passed through the feedback mux to the PLL1 N
Divider for synchronization and 0-delay.
http://www.ti.com/product/LMK04808?keyMatch=lmk04808&tisearch=Search-EN-Everything
datasheet