1侧接到Fpga处,2侧接到一个iic接口的芯片,现在遇到的问题如下:
1,两侧时钟SCL正常
2,1侧,即iic芯片输出侧,SDA数据正常;2侧SDA中,Ack电平不正常
还请各位大神不吝指导!!!小弟感激不尽
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
1侧接到Fpga处,2侧接到一个iic接口的芯片,现在遇到的问题如下:
1,两侧时钟SCL正常
2,1侧,即iic芯片输出侧,SDA数据正常;2侧SDA中,Ack电平不正常
还请各位大神不吝指导!!!小弟感激不尽