This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
hi everyone:
There are four EDID configurations:
1、We choose the first scheme External local EDID (EEPROM).
The selected EEPROM chip model is BR24T128-W, the package is DIP-T8, 128K memory (16K*8), 1.6V~5.5V power supply, and the highest frequency of IIC is 400KHZ. Please check with TI to see if it applies.
2、The configuration of MODE_SEL [1:0] is as follows: please confirm whether the configuration is correct
EDID_SEL: 1
AUX_I2S: 0
EXT_CTL: 0
COAX: 0
REM_EDID_LOAD: 0
J10 is an HDMI interface, and now there are the following questions:
1) Whether the 929 chip can read and write the external EEPROM
2) Whether the EDID information in the EEPROM is directly read by the host through the HDMI interface, or is the EDID information in the EERPROM read first through the 929 chip and then sent to the host
3) In what format is the EDID information stored in the EEPROM
Hi Peichao Liang,
The E2E agent has responded in the link above, if you have additional questions, you can follow up directly with the E2E agent.
hi amy:
There seems to be a problem with my modified TI associated email, so I can't reply to the question from E2E. Please help me to explain the problem.
1: Whether the MOD_SEL switch controls the selection of DDC_SDA and DDC_SCL links.
2: After setting MOD_SEL, when HDMI reads data, it is found that there is an error in the data, it seems that both 929 and EEPROM have responded to it. Whether the MOD_SEL setting is invalid.
3: How to realize the point-to-point communication between HDMI and EEPROM.
Hi Peichao Liang,
I have fed back your question to the E2E engineer.
For change the email address, please refer to the following link method:
Hi Peichao Liang,
1、Not directly, but EDID_SEL determines whether an external local EDID is used. In this case, the DDC lines are used to communicate with the EEPROM.
2、I think the MODE_SEL settings you provided previously are correct based on the setup you have described. Registers 0x4F (BRIDGE_CTL), 0x50 (BRIDGE_STS), and 0x51 (EDID_ID) would be helpful to understand the error that is occurring.
3、I am not sure I understand what you are asking here. Can you elaborate?