请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。
器件型号:CC2564 我们将 I2S WCLK (右左时钟)馈送至 TI cc2564 AUD_FSYNC、但需要 TI 以相反的方式解读信号。
是否有方法在芯片中设置此项?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.