This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/logic-group/logic/f/logic-forum/572822/sn74lvc2g17-how-will-this-part-handle-slow-input-rise-time
我们看到的设备的输入上升时间在600ns范围内。
PCIe重置信号是输入，输出重置NIC和FPGA。
