This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[参考译文] TXB0304:TXB0304

Guru**** 1960875 points
Other Parts Discussed in Thread: TXB0304
请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。

https://e2e.ti.com/support/logic-group/logic/f/logic-forum/1062133/txb0304-txb0304

器件型号:TXB0304

尊敬的 TI 团队:

 

我在 HSpice 中使用 IBIS 模型,遇到错误:"**错误**(b_lvlshftd:15)缓冲器已通电,电压源连接到节点 pu,其中文件= txb0304.IBS,模型= io_33_os"

寻求正确的连接方式。

下面 是使用 ibis 模型的 hspice 模型、

谢谢、

Yng Yng

 

.option INGOLD=1 DCON=1 brief = 1 NOTOP NOOELCK post=1 *. option itl4=100 reltol=1e-2  禁欲=1e-6 gshunt=1e-10 cshunt=1e-11 method=gear

.option NUMDGT=6 *。option finesim_mode=spicemd finesim_print_period=10p finesim_output=tr0

.param data_rate = 33e+06 .param tbit='1/data_rate '.param vpAT_delay=0.8u

Vdata_in3p3 data_in_3p3 0 pat (0 3 'VPAT_DELAY '.1n .1n 'tbit' b111100101010000001110101010101010101010101010101100100001100110010000110010000110010000110010000110010000110010000110010000111001000011110000111111111111111111011111111101110111000011101110000111000011100001110000111011101110111011100001110000111000011101110000111000011100001110000111000001110000111000011100001110000111000011100001110000111000011100001110000111111111110000111000011101110000011100001111100001110000111111111000011100001111111110111000000011111011101110000111000000011111000011101110111011100000111000011100001110000111000011100000001110000111000011100001111

*b_io        nd_pu           nd_pd          n_out         n_in           nd_en         n_out_of_in       [nd_PC                 nd_gc] b_lvlshftd txb0304_13_pu   txb0304_6_pd   txb0304_12_load   data_in_3p3 txb0304_13_txb0304_0304_pu                      = txb0304_0304_033_bpu + tb0304_b0304_pu = tb0304_0304_pu + tb0304_b0304_pu pu + tb0304_b030

V_txb0304_13_pu txb0304_13_pu 0 3.3 V_txb0304_6_pd txb0304_6_pd  0

.probe v (txb0304_12_load).tran 1n 'VPAT_DELAY + 60*tbit' start='VPAT 延迟'

.end

  • 请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。

    您好!

    IBIS 模型未设计为在 HSpice 中使用。 我们的客户通常在 Hyperlynx 或 ADS 中使用。

    IBIS 模型旨在测试 I/O 信号完整性、无法仿真任何逻辑功能。

    此致、

    Karan

x 出现错误。请重试或与管理员联系。