This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/power-management-group/power-management/f/power-management-forum/1262887/pmp41009-about-a-filter-capacitor-on-the-vs-input
为什么即使规格规定"避免在该输入端放置一个滤波电容器、否则会干扰对该波形的精确检测"、也要在 VS 输入端放置一个滤波电容器？ 另外、我们还考虑了哪些噪声影响？
您好、Yuudai、该噪声触发了输入欠压保护、这就是我在 VS 引脚上放置一个电容器的原因。
感谢您的答复。
VS 引脚能否与电容器配合使用？
(例如、准确地感应时序信息以实现变压器次级电流的谷底开关和占空比。)
是的、运行良好。
