主题中讨论的其他器件:BeagleBoard-X15
工具/软件:
您好:
我目前正在使用 am57x BeagleBoard-x15、SDK 9.03 默认图像。 我注意到 u-boot 中存在以下错误。
U-Boot 2023.04-ti-g2bedcd265ca6 (Dec 07 2024 - 07:04:35 +0000) CPU : DRA752-GP ES2.0 Model: TI AM5728 BeagleBoard-X15 rev C Board: BeagleBoard X15 REV C.00 DRAM: 2 GiB ti_emmc_boardid_get failed -5 Core: 70 devices, 24 uclasses, devicetree: separate MMC: OMAP SD/MMC: 0, OMAP SD/MMC: 1 Loading Environment from FAT... *** Error - No Valid Environment Area found *** Warning - bad env area, using default environment Loading Environment from MMC... *** Warning - bad CRC, using default environment Net: eth2: ethernet@48484000 Hit any key to stop autoboot: 0 switch to partitions #0, OK mmc0 is current device SD/MMC found on device 0 This will not be a case any time This will not be a case any time 7930368 bytes read in 371 ms (20.4 MiB/s) This will not be a case any time This will not be a case any time 216847 bytes read in 39 ms (5.3 MiB/s) Working FDT set to 88000000 This will not be a case any time This will not be a case any time Kernel image @ 0x82000000 [ 0x000000 - 0x790200 ] ## Flattened Device Tree blob at 88000000 Booting using the fdt blob at 0x88000000 Working FDT set to 88000000 Loading Device Tree to 8fec8000, end 8fffffff ... OK Working FDT set to 8fec8000 ft_fixup_clocks failed for DSP voltage domain: <valid offset/length>
当我完全引导至 Linux 并检查 DSP 时钟频率时、它设置为默认 600MHz
root@am57xx-evm:~# cat /sys/kernel/debug/clk/dpll_dsp_ck/clk_rate 600000000
我在定制的 am57x 电路板上也看到了这一点。
我想看看前一个 SDK 的默认映像中是否存在问题。 我刷写了 https://dr-download.ti.com/software-development/software-development-kit-sdk/MD-L1u0FxxpZf/06.03.00.106/am57xx-evm-linux-06.03.00.106.img.zip 进行检查。
SDK 6.03 中不存在此错误、DSP 时钟频率设置为 750MHz。
我一直在尝试在定制电路板上调试问题、并能够发现失败的 DPLL_DSP_CK 偏移。
fdt_next_node: offset: 25848, depth: 5 nextoffset: 25868, tag 1 fdt_next_node: offset: 25848, depth: 6 nextoffset: 25868 fdt_subnode_offset_namelen: offset: 25848, depth: -1, name dpll_dsp_ck Could not find clock sub-node dpll_dsp_ck: FDT_ERR_NOTFOUND. offset: 8888 ft_fixup_clocks failed for DSP voltage domain: <valid offset/length>
我将继续深入研究、看看是否可以找出错误。 同时、我很好奇您或您的团队是否发现了此问题、或者您是否能够重新创建此问题。 感谢您的帮助!
此致、
-工作