This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/tools/simulation-hardware-system-design-tools-group/sim-hw-system-design/f/simulation-hardware-system-design-tools-forum/1252030/pspice-for-ti-how-to-test-ldo-loop-gain-and-phase-margin
海量专家
我想模拟 TPS7B7702环路增益和相位裕度、但无法在工具栏中标记 dB：
您好，孟
如果您的活动仿真配置文件是交流仿真、则会启用以下配置文件：
-jc
