This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
F2808 使能SPI 的FIFO，即SpiaRegs.SPIFFTX.bit.SPIFFENA=1后，从仿真器去看寄存器txbuff 的值为什么为0xFF78？
请参考例程：spi_loopback_interrupts。
