This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

怎么看到DevCfgRegs.PARTIDL寄存器的具体内容?



DevCfgRegs.PARTIDL,这个关于器件基本信息的寄存器,能看到具体的设置吗?怎么看到具体的设置?谢谢!

  • 您可以看一下

    F2837xD_sysctrl.h
  • struct DEV_CFG_REGS {
        union   DEVCFGLOCK1_REG                  DEVCFGLOCK1;                  // Lock bit for CPUSELx registers
        Uint16                                   rsvd1[6];                     // Reserved
        union   PARTIDL_REG                      PARTIDL;                      // Lower 32-bit of Device PART Identification Number
        union   PARTIDH_REG                      PARTIDH;                      // Upper 32-bit of Device PART Identification Number
        Uint32                                   REVID;                        // Device Revision Number
        Uint16                                   rsvd2[2];                     // Reserved
        union   DC0_REG                          DC0;                          // Device Capability: Device Information
        union   DC1_REG                          DC1;                          // Device Capability: Processing Block Customization
        union   DC2_REG                          DC2;                          // Device Capability: EMIF Customization
        union   DC3_REG                          DC3;                          // Device Capability: Peripheral Customization
        union   DC4_REG                          DC4;                          // Device Capability: Peripheral Customization
        union   DC5_REG                          DC5;                          // Device Capability: Peripheral Customization
        union   DC6_REG                          DC6;                          // Device Capability: Peripheral Customization
        union   DC7_REG                          DC7;                          // Device Capability: Peripheral Customization
        union   DC8_REG                          DC8;                          // Device Capability: Peripheral Customization
        union   DC9_REG                          DC9;                          // Device Capability: Peripheral Customization
        union   DC10_REG                         DC10;                         // Device Capability: Peripheral Customization
        union   DC11_REG                         DC11;                         // Device Capability: Peripheral Customization
        union   DC12_REG                         DC12;                         // Device Capability: Peripheral Customization
        union   DC13_REG                         DC13;                         // Device Capability: Peripheral Customization
        union   DC14_REG                         DC14;                         // Device Capability: Analog Modules Customization
        union   DC15_REG                         DC15;                         // Device Capability: Analog Modules Customization
        Uint16                                   rsvd3[2];                     // Reserved
        union   DC17_REG                         DC17;                         // Device Capability: Analog Modules Customization
        union   DC18_REG                         DC18;                         // Device Capability: CPU1 Lx SRAM Customization
        union   DC19_REG                         DC19;                         // Device Capability: CPU2 Lx SRAM Customization
        union   DC20_REG                         DC20;                         // Device Capability: GSx SRAM Customization
        Uint16                                   rsvd4[38];                    // Reserved
        union   PERCNF1_REG                      PERCNF1;                      // Peripheral Configuration register
        Uint16                                   rsvd5[18];                    // Reserved
        union   FUSEERR_REG                      FUSEERR;                      // e-Fuse error Status register
        Uint16                                   rsvd6[12];                    // Reserved
        union   SOFTPRES0_REG                    SOFTPRES0;                    // Processing Block Software Reset register
        union   SOFTPRES1_REG                    SOFTPRES1;                    // EMIF Software Reset register
        union   SOFTPRES2_REG                    SOFTPRES2;                    // Peripheral Software Reset register
        union   SOFTPRES3_REG                    SOFTPRES3;                    // Peripheral Software Reset register
        union   SOFTPRES4_REG                    SOFTPRES4;                    // Peripheral Software Reset register
        Uint16                                   rsvd7[2];                     // Reserved
        union   SOFTPRES6_REG                    SOFTPRES6;                    // Peripheral Software Reset register
        union   SOFTPRES7_REG                    SOFTPRES7;                    // Peripheral Software Reset register
        union   SOFTPRES8_REG                    SOFTPRES8;                    // Peripheral Software Reset register
        union   SOFTPRES9_REG                    SOFTPRES9;                    // Peripheral Software Reset register
        Uint16                                   rsvd8[2];                     // Reserved
        union   SOFTPRES11_REG                   SOFTPRES11;                   // Peripheral Software Reset register
        Uint16                                   rsvd9[2];                     // Reserved
        union   SOFTPRES13_REG                   SOFTPRES13;                   // Peripheral Software Reset register
        union   SOFTPRES14_REG                   SOFTPRES14;                   // Peripheral Software Reset register
        Uint16                                   rsvd10[2];                    // Reserved
        union   SOFTPRES16_REG                   SOFTPRES16;                   // Peripheral Software Reset register
        Uint16                                   rsvd11[50];                   // Reserved
        union   CPUSEL0_REG                      CPUSEL0;                      // CPU Select register for common peripherals
        union   CPUSEL1_REG                      CPUSEL1;                      // CPU Select register for common peripherals
        union   CPUSEL2_REG                      CPUSEL2;                      // CPU Select register for common peripherals
        Uint16                                   rsvd12[2];                    // Reserved
        union   CPUSEL4_REG                      CPUSEL4;                      // CPU Select register for common peripherals
        union   CPUSEL5_REG                      CPUSEL5;                      // CPU Select register for common peripherals
        union   CPUSEL6_REG                      CPUSEL6;                      // CPU Select register for common peripherals
        union   CPUSEL7_REG                      CPUSEL7;                      // CPU Select register for common peripherals
        union   CPUSEL8_REG                      CPUSEL8;                      // CPU Select register for common peripherals
        union   CPUSEL9_REG                      CPUSEL9;                      // CPU Select register for common peripherals
        Uint16                                   rsvd13[2];                    // Reserved
        union   CPUSEL11_REG                     CPUSEL11;                     // CPU Select register for common peripherals
        union   CPUSEL12_REG                     CPUSEL12;                     // CPU Select register for common peripherals
        Uint16                                   rsvd14[2];                    // Reserved
        union   CPUSEL14_REG                     CPUSEL14;                     // CPU Select register for common peripherals
        Uint16                                   rsvd15[46];                   // Reserved
        union   CPU2RESCTL_REG                   CPU2RESCTL;                   // CPU2 Reset Control Register
        union   RSTSTAT_REG                      RSTSTAT;                      // Reset Status register for secondary C28x CPUs
        union   LPMSTAT_REG                      LPMSTAT;                      // LPM Status Register for secondary C28x CPUs
        Uint16                                   rsvd16[6];                    // Reserved
        union   SYSDBGCTL_REG                    SYSDBGCTL;                    // System Debug Control register
    };

    具体建议您对照TRM 

  • 再次感谢你能回答,但是没有回答清楚
    我是想知道它是怎么确定我的芯片封装是100脚或者是176脚的,寄存器里的这些信息可以从哪个文件里可以找到?
    我是这样猜想的:这些信息封装在芯片里面了,程序运行时自动从芯片读取相关信息?
  • 其实就是对这句英文的理解问题:All of the device information is part of the DEV_CFG_REGS space and is accessible only by the software running on the CPU1 subsystem.
  • 建议您看一下 TRM 的 3.15.9 DEV_CFG_REGS Registers

    www.ti.com/.../spruhm8i.pdf

    以及 Table 3-91. DEV_CFG_REGS Access Type Codes