• 状态 TI Thinks Resolved
  • 已锁定 已锁定
  • 回复 20 回复
  • 答案 1 答案
  • 订户 29 订户
  • 视图 7308 视图
  • 用户 0 会员在此处
选项
选项
相关

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS8.3.1如何实现对芯片TMS320F28377D的双核调试？

user1589201
Prodigy 140 points
Other Parts Discussed in Thread: TMS320F28377D, C2000WARE

您好！

        在使用CCS8.3.1软件调试TMS320F28377D双核芯片的时候，点击点击DEBUG的时候，为什么只是下载cpu1的程序，出现提示：C28xx_CPU1: If erase/program (E/P) operation is being done on one core, the other core should not execute from shared-RAM (SR) as they are used for the E/P code.  Also, CPU1 will be halted to determine SR ownership for the CPU which will run the Flash Plugin code, after which CPU1 will be set to run its application. User code execution from SR could commence after both flash banks are programmed.

      我的目的是希望两个芯片同时调试，希望erase/program操作两个core，这是如何配置的？

非常感谢！