This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

F28M36P63C2: ControlSUITE F28M36x_examples_Dual例程blinky问题

Part Number: F28M36P63C2

first question:

In M3's program: why the comment is:

// Give C28 control of Port C pin 6
GPIOPinConfigureCoreSelect(LED_0_BASE, LED_0_PIN, GPIO_PIN_C_CORE_SELECT);

 Give C28 control of Port C pin 6, but in the source code it is:
#define LED_0_PERIPH SYSCTL_PERIPH_GPIOE
#define LED_0_BASE GPIO_PORTE_BASE
#define LED_0_PIN GPIO_PIN_7
 It should be understood that it should be Give C28 control of Port E? I don't understand this. This is the first question.
second question:
In the C28 program, the code is indeed:
#define LED_0_DIR_REG GpioG1CtrlRegs.GPADIR.bit.GPIO31
#define LED_0_DAT_REG GpioG1DataRegs.GPADAT.bit.GPIO31    
struct GPIOG1_DATA_REGS {
        union GPADAT_REG GPADAT; // GPIO A Data Register (GPIO0 to
                                              // 31)
May I ask this GPIO A Data Register (GPIO0 to 31) and the program in M3:
// Give C28 control of Port C pin 6
GPIOPinConfigureCoreSelect(LED_0_BASE, LED_0_PIN, GPIO_PIN_C_CORE_SELECT);
What is the relationship between the two? How does C28 control the GPIO of m3?
thank god for guidance
 
  • 你好,问题1由于手头没有这款芯片的板子,我要去咨询一下英文E2E论坛的工程师。但是涉及时差,应该要今晚才会有回复,我会在下周一尽快更新。因此我建议你可以自己在板子上测试一下,看是代码有问题还是注释写错了。

    关于GPIO分配的问题,如果C28x要配置GPIO,输入输出由C28x自己配置,模式应该是M3配置。

  • 经过测试,应该是注释错误。

x 出现错误。请重试或与管理员联系。