This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
MSP430F672X/MSP430F673X layout guidelines
Guidelines:
1, VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the CVCORE Recommended capacitor at VCORE 470 nF.
Vcore pin 外接滤波电容必须为470nF。
2, LCDCAP/R33 must be connected to DVSS if not used.
LCDCAP/R33 pin 如果没有使用,必须接到DVSS。
3, The pins VDSYS and DVSYS must be connected externally on board for proper device operation.
VDSYS、DVSYS pin外部连接在一起。
4, It is recommended to power AVCC and DVCC from the same source. A maximum difference of 0.3 V between V(AVCC) and V(DVCC) can be tolerated during power up and operation.
AVCC,DVCC使用同一个电压源供电。在上电和工作的时候,AVCC 和 DVCC电压压差不应超过0.3V。
5, Recommended capacitor at pins DVCC, AVCC, AUX1, AUX2 is 4.7 μF
DVCC, AVCC, AUX1, AUX2 pin 推荐电源退耦合/滤波电容为4.7uF。
Recommended capacitor at pins VDSYS and VASYS is 4.7 μF
VDSYS、VASYS推荐推荐电源退耦合/滤波电容为4.7uF。
Recommended capacitor at pin AUX3 0.47 μF
AUX3推荐推荐推荐电源退耦合/滤波电容为0.47uF。
6, VREF pin 滤波电容尽可能就近引脚放置。
欢迎继续补充。。。