This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

求助:写了一个是MSP430F2350的P3.6端口变低的程序,没有成功,用仿真器观察,寄存处P3OUT的数值一直是0,请那位大侠看看是为什么,谢谢!

设置I/O口时,430的时钟不需要配置吧?

  • 请参考MSP430ware中的例程。

  • feng zhang1,下面例程是控制P1.0输出翻转的例程,我看了你的程序,如下,你并没有将P3.6设置为输出  ---P3DIR &= ~BIT6;;

    //******************************************************************************
    // MSP430F23x0 Demo - Software Toggle P1.0
    //
    // Description; Toggle P1.0 by xor'ing P1.0 inside of a software loop.
    // ACLK = n/a, MCLK = SMCLK = default DCO ~1.2MHz
    //
    //
    // A. Dannenberg
    // Texas Instruments Inc.
    // January 2007
    // Built with CCE Version: 3.2.0 and IAR Embedded Workbench Version: 3.41A
    //******************************************************************************
    #include <msp430.h>

    volatile unsigned int i; // volatile to prevent optimization

    int main(void)
    {
    WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer
    P1DIR |= 0x01; // Set P1.0 to output direction

    for (;;)
    {
    P1OUT ^= 0x01; // Toggle P1.0 using exclusive-OR

    i = 50000; // Delay
    do (i--);
    while (i != 0);
    }
    }


  • MSP430时钟的默认启动方式是DCO频率在800K~1Mhz, 看了你的程序你把P3.6DIR设置为了输入状态,要想输出置低的话,要把DIR的方向改为输出~