This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430 SPI配置问题

在配置UCAxCTL1,UCBxCTL1中

UCSSELx    Bits 7-6      USCI clock source select. These bits select the BRCLK source clock in master mode. UCxCLK is always

used in slave mode.

00 NA

01 ACLK

10 SMCLK

11 SMCLK

10和11各代表什么?