• 状态
  • 已锁定 已锁定
  • 回复 2 回复
  • 订户 54 订户
  • 视图 1233 视图
  • 用户 0 会员在此处
选项
选项
相关

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

在模拟前端官方资料《bq769x0 Family Top 10 Design Considerations》有一段话不理解？

zz L
Prodigy 20 points


TI的工程师：好！
有一段话在模拟前端官方资料《bq769x0 Family Top 10 Design Considerations》中的FET DRIVER这一章中：
When the battery is in a normal state and has both the Q1 and Q2 FETs ON, it is desirable to have most
of the CHG pin voltage available on the gate of Q2 to maintain a low resistance in the FET.
本人不太理解，麻烦TI的工程师解释一下，谢谢。