If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
(CSI-2) Receiver with 4-Lane D-PHY – High Speed External Processor Data Receive Interface over CSI-2 and MIPI D-PHY
Over 4 lanes of CSI, this can support upto 10Gbps speeds.(2.5Gbps)
You can also look at parallel GPMC interface to connect to FPGA
One additional comment. GPMC is typically what we recommend.
CSI may work as it is a standard interface, but TI does not have any hardware/software to verify this and have only focused primarily on sensor attach with CSI.
