If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
These pins are latched during reset and their values are shown in the DEVSTAT register. These values can be used by software routines for boot operations.
2. CFGGP[2:0] pins must be set to 000b during reset for proper operation of the PCI boot mode。
For Serial RapidIO boot, BOOTMODE2 (L26 pin) is used in conjunction with CFGGP[2:0] (T26, U26, and U25 pins, respectively) to determine the device address within the RapidIO network. BOOTMODE2 is the MSB of the address, while CFGGP[2:0] are used as the three LSBs—giving the user the opportunity to have up to 16 unique device IDs.
