新手,正在设计6678与V7用RapidIO 4X模式通信的硬件电路,与FPGA连接的4对收、4对发差分对信号线要分别做等长设计吗?????
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.