If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The external memory is always right aligned to the ED[7:0] side of the bus. The endianness mode determines whether byte lane 0 (ED[7:0]) is accessed as byte address 0 (little endian) or as byte address N (big endian),
where 2N is memory width in bytes. Similarly, byte lane N is addressed as either byte address 0 (big
