This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
emif 相应的CE控制寄存器配置成异步存储接口，在FPGA端 抓出来的信号，发现CE一直处于拉低的状态，这个是为什么？
