This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
6678与fpga之间想通过srio进行通信，是不是需要把例程的srio_cfg.loopback_mode=loopback_mode改成srio_no_loopback呀
还有其他地方需要修改吗？我主要是DSP与FPGA进行SRIO通信，请问一下是否有能够正常运行的SRIO例程，谢谢！
SRIO时钟是312.5m，6678的工作频率是1G，其它的参数与EVM的电路板是一样的。谢谢！
