This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
vpeb手册中使用vpbe的第二种方式对时钟配置。但vpbe的时钟最小是20M（PLL2DIV最大是1f），请问如何在考虑ddr时钟不受影响前提下，把vpbe时钟频率降到7.2M?
