Other Parts Discussed in Thread: SYSBIOS
在手册《AM570x Sitara
Processors datasheet (Rev. F).pdf 》 第6.4 DSP Subsystem章节提到
Processors datasheet (Rev. F).pdf 》 第6.4 DSP Subsystem章节提到A 32-KiB L1 data memory (L1D) configurable as cache and / or SRAM:
• When configured as a cache, the L1D is a 2-way set-associative cache with a 64-byte cache
line
• The DSP CorePac L1D memory controller provides bandwidth management, memory
protection, and power-down functions
• The L1D memory can be fully configured as a cache or SRAM
• No support for error correction or detection
• Page size for L1D memory is 2KB
dsp中的L1 data memcpy cache缓存可配置为SRAM，作为内存空间使用。
为了将连续读写的数据放入，以减少频繁寻址带来的时间消耗。请问应该如何配置，是否有相应例程提供。
