Attached is the schematic diagram in page 17 of TMS320C6678 EVK board.
For PCIe clock input, there are two choice. When SEL = 0, the clock is come from IN2; when SEL = 1, the clock is come from IN1.
Please help to set the FPGA_ICS557_SEL signal to high or low , if it is possible.
