keystone2 STK中的SRIO例程,关于DSP与FPGA的连接
1:在dsp与FPGA测试SRIO的连接时,这个例程选择SRIO_EXTERNAL_LINE_LOOPBACK这个模式对吗?
SRIO_NO_LOOPBACK, SRIO_EXTERNAL_LINE_LOOPBACK, SRIO_EXTERNAL_FORWARD_BACK
2:关于测试时,需要修改通信时的destid,不知道需在哪里修改destid的值。
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.