This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
您好，我看手册时，在管脚定义，大概在P53， 看到Serial RapidIO Transmit Data(2 links), 这个是只支持2 lane吗？我看手册最前面说支持gen1 X 4 lane啊， 谢谢
是支持4个lane，link是指一路差分信号。
