DSP代码优化

      1. Enable part L2 as Cache;

      2. Enable MAR for DDR.

#define L2CFG        *(unsigned int*) (0x01840000)

#define MAR192        *(unsigned int*) (0x01848300)

L2CFG |= 0x2;

MAR192 |= 0x1;