May I ask what the requirement for equal-length traces in the PCB routing design of the LPDDR4 interface for the TDA4VH chip is? Does the equal length limit of PCB traces need to take into account the internal pin delay of the chip? If pin delay needs to be considered, where is the data table of TDA4VH pin delay?
