开发板上面的Lattice FPGA Headers (J3,J5,J7,J9)具体是跟什么连接啊,板卡上面也没有FPGA,是要外接FPGA开发板吗?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
这些接头是烧写FPGA用的,接fpga烧录器,具体请看下面user guide上的描述。
2.5.5 Lattice FPGA Headers (J3,J5,J7,J9)
https://www.ti.com/lit/ug/spruis6/spruis6.pdf
上面的文档里有说明。这个接口可以外接Lattice ECP5 FPGA card。
Included on the EVM is a Lattice Prototyping connector. The interface brings out the VOUT1 interface, I2C5, and two I2C GPIO expander pins to allow for interfacing to a separate Lattice ECP5 FPGA card, which performs VOUT to 10GBase-KR bridging