TLV320ADC5140: TLV320ADC5140 Unable to capture sound

您好，

已经收到了您的案例，调查需要些时间，感谢您的耐心等待

非常感谢，期待您的答复

 Thanks for the reply, I reworked the register but still can't hear the sound！！!

       // ADC5140寄存器配置

              adc_PAGE(0x00);                                                                       /*选择寄存器的页码*/

              ADC_DATE_INPUT(0x02 , 0x81);                                         /*上电*/

              ADC_DATE_INPUT(0x05 , 0x3C);            /*配置设备关机*/

              ADC_DATE_INPUT(0x07 , 0x40);            /*ASI_CFG0 Registery音频输出配置*/

              ADC_DATE_INPUT(0x08 , 0x60);            /*ASI_CFG1 Registery音频输出配置*/

              ADC_DATE_INPUT(0x09 , 0x00);            /*ASI_CFG2 Registery音频输出配置*/

              ADC_DATE_INPUT(0x0B , 0x00);            /*ASI_CH1 Registery音频输出配置*/

//            ADC_DATE_INPUT(0x13 , 0x81);            /*设备配置为 主模式，并且时钟信号（BCLK 和 FSYNC）由外部 MCU 生成*/

              ADC_DATE_INPUT(0x13 , 0x11);            /*设备配置为 从模式，并且时钟信号（BCLK 和 FSYNC）由外部 MCU 生成*/

              adc_write_reg(0x14, 0x42);                        /* 配置采样率，48KHZ */

              ADC_DATE_INPUT(0x15 , 0x42);          /*该寄存器是 ASI 总线时钟监控状态寄存器。*/ 

              ADC_DATE_INPUT(0x16 , 0x88);                       /*MCLK（GPIO 或 GPIx）用作音频根时钟源（MCLK 与 FSYNC 的比率根据 MCLK_RATIO_SEL 设置而定）*/

              ADC_DATE_INPUT(0x1F , 0x01);                               /*该寄存器是 PDM 时钟生成配置寄存器。*/

              ADC_DATE_INPUT(0x20 , 0xA0);                              /*该寄存器是 PDM DINx 采样边缘配置寄存器。*/

              ADC_DATE_INPUT(0x21 , 0x00);                             /*禁用输入端GPIO功能*/

              ADC_DATE_INPUT(0x22 , 0x00);                          /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x23 , 0x00);              /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x24 , 0x00);              /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x25 , 0x00);              /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x2B , 0x00);              /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x2C , 0x00);              /*禁用输入端GPI/O功能*/

              ADC_DATE_INPUT(0x3B , 0x60);                                                                       /*VREF is set to 2.75 V，麦克风偏置为3.3*/

              adc_CHx_CFGx(CH1_CFG0,0xF4);

              adc_CHx_CFGx(CH1_CFG1,0xF0);

              adc_CHx_CFGx(CH1_CFG2,0xC9);

              adc_CHx_CFGx(CH1_CFG3,0x80);           

              adc_CHx_CFGx(CH1_CFG4,0x0F);

              adc_CHx_CFGx(CH2_CFG0,0xF4);

              adc_CHx_CFGx(CH2_CFG1,0xF0);

              adc_CHx_CFGx(CH2_CFG2,0xC9);

              adc_CHx_CFGx(CH2_CFG3,0x80);           

              adc_CHx_CFGx(CH2_CFG4,0x0F);

              adc_CHx_CFGx(CH3_CFG0,0xF4);

              adc_CHx_CFGx(CH3_CFG1,0xF0);

              adc_CHx_CFGx(CH3_CFG2,0xC9);

              adc_CHx_CFGx(CH3_CFG3,0x80);            

              adc_CHx_CFGx(CH3_CFG4,0x0F);

              adc_CHx_CFGx(CH4_CFG0,0xF4);

              adc_CHx_CFGx(CH4_CFG1,0xF0);

              adc_CHx_CFGx(CH4_CFG2,0xC9);

              adc_CHx_CFGx(CH4_CFG3,0x80);           

              adc_CHx_CFGx(CH4_CFG4,0x0F);

//     adc_write_reg(0x13, 0x02);          // MST_CFG0 Register

              adc_write_reg(0x73, 0xF0);          // IN_CH_EN寄存器

              adc_write_reg(0x74, 0xF0);          // ASI_OUT_CH_EN Register

              adc_write_reg(0x75, 0xF4);          // PWR_CFG Register

Hi,

Couple of things from the configuration:

1) The SHDNZ_CFG (P0R05 has one of the fields written to a reserved value - per the script, this register is written to 0x3C)

2) Is the device expected to operate in master mode, with a 12.288MHz MCLK input being provided? Because it looks like MST_CFG0 register has two writes, one of which seems to be commented out.

//            ADC_DATE_INPUT(0x13 , 0x81);            /*设备配置为 主模式，并且时钟信号（BCLK 和 FSYNC）由外部 MCU 生成*/

              ADC_DATE_INPUT(0x13 , 0x11);            /*设备配置为 从模式，并且时钟信号（BCLK 和 FSYNC）由外部 MCU 生成*/

3) Register 0x15 is a status register, hence read-only.

4) Can you share the redback status of DEV_STS0, DEV_STS1 and ASI_STS (registers 0x15, 0x76 and 0x77) when trying to record on I2S output?

I read the registers you mentioned and the following results:
Register address:ASI_STS , register state:ff
Register address:DEV_STS0 , register state:0
Register address:DEV_STS1 , register state:c0

1. what should be the value to be written, do you have any suggestion?
2. the TLVADC5140 needs to be run in slave mode, with the STM32 as the host, and the ADC is connected to the STM32 with the I2S pin BCLK WS SD no MCLK. 3. I have commented out the 0X15 register.
3. I've commented out register 0X15.
4. I have read the registers you mentioned and the results are as follows:
Register address: ASI_STS , register status: ff
Register address: DEV_STS0 , register status: 0
Register address: DEV_STS1 , register status: c0

Translated with www.DeepL.com/Translator (free version)

Hi,

ASI_STS = 0xFF indicates invalid FSYNC rate and BCLK-to-FSYNC ratio. Can you also help confirm the other queries listed above?

Of course, my sample rate is 48k and BCLK is 1.536MHZ.

Of course, my sample rate is 48k and BCLK is 1.536MHZ.