Input LVDS clock is standard clock as follows.
However the output LVDS clock (pin12/13) is deformed, see unwanted signal in red circle in below picture. Output pin12/13 is terminated with 100-ohm resistor close to LKM1D1212.
What's going wrong?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Input LVDS clock is standard clock as follows.
However the output LVDS clock (pin12/13) is deformed, see unwanted signal in red circle in below picture. Output pin12/13 is terminated with 100-ohm resistor close to LKM1D1212.
What's going wrong?
Unfortunately, we also don't have the guidance for you.
To solve your issue, we recommend that you post your question on the English E2E support forums(https://e2e.ti.com/p/addpost), which will be assisted by experienced experts.