This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

THS8200(DAC)输出YPBPR问题

Other Parts Discussed in Thread: THS8200

使用THS8200芯片,输入为3x8bit 4:4:4 RGB +HS\VS\CLK,输出为YPBPR。

在输入信号为720P的时候,输出YPBPR正常。

但是我需要的输入信号为800X480,转换为YPBPR就异常,用示波器测试YPBPR有信号,但是后端接的显示器无法显示。

请问THS8200在显示720P和800X480的信号,有哪些不同的寄存器呢?

谢谢!

  • //THS8200 480p Generic Mode

    WR_REG,THS8200,0x01,0x03,0x11 // chip_ctl            

    WR_REG,THS8200,0x01,0x1C,0x60 // dman_cntl          

    WR_REG,THS8200,0x01,0x1D,0xFF // dtg_y_sync1        

    WR_REG,THS8200,0x01,0x1E,0x50 // dtg_y_sync2        

    WR_REG,THS8200,0x01,0x1F,0xFF // dtg_y_sync3        

    WR_REG,THS8200,0x01,0x20,0xFF // dtg_cbcr_sync1      

    WR_REG,THS8200,0x01,0x21,0xFF // dtg_cbcr_sync2      

    WR_REG,THS8200,0x01,0x22,0xFF // dtg_cbcr_sync3      

    WR_REG,THS8200,0x01,0x23,0x11 // dtg_y_sync_upper    

    WR_REG,THS8200,0x01,0x24,0x15 // dtg_cbcr_sync_upper

    WR_REG,THS8200,0x01,0x25,0x3D // dtg_spec_a          

    WR_REG,THS8200,0x01,0x26,0x10 // dtg_spec_b          

    WR_REG,THS8200,0x01,0x27,0x20 // dtg_spec_c          

    WR_REG,THS8200,0x01,0x28,0x7A // dtg_spec_d          

    WR_REG,THS8200,0x01,0x29,0x00 // dtg_spec_d1        

    WR_REG,THS8200,0x01,0x2A,0xC0 // dtg_spec_e          

    WR_REG,THS8200,0x01,0x2B,0x01 // dtg_spec_h_msb      

    WR_REG,THS8200,0x01,0x2C,0x90 // dtg_spec_h_lsb      

    WR_REG,THS8200,0x01,0x2D,0x03 // dtg_spec_i_msb      

    WR_REG,THS8200,0x01,0x2E,0x1B // dtg_spec_i_lsb      

    WR_REG,THS8200,0x01,0x2F,0x10 // dtg_spec_k_lsb      

    WR_REG,THS8200,0x01,0x30,0x00 // dtg_spec_k_msb      

    WR_REG,THS8200,0x01,0x31,0x00 // dtg_spec_k1        

    WR_REG,THS8200,0x01,0x32,0xAD // dtg_speg_g_lsb      

    WR_REG,THS8200,0x01,0x33,0x01 // dtg_speg_g_msb      

    WR_REG,THS8200,0x01,0x34,0x03 // dtg_total_pixel_msb

    WR_REG,THS8200,0x01,0x35,0x5A // dtg_total_pixel_lsb

    WR_REG,THS8200,0x01,0x36,0x80 // dtg_linecnt_msb    

    WR_REG,THS8200,0x01,0x37,0x08 // dtg_linecnt_lsb    

    WR_REG,THS8200,0x01,0x38,0x85 // dtg_mode            

    WR_REG,THS8200,0x01,0x39,0x27 // dtg_frame_field_msb

    WR_REG,THS8200,0x01,0x3A,0x0D // dtg_frame_size_lsb  

    WR_REG,THS8200,0x01,0x3B,0xFF // dtg_field_size_lsb

    // CSM set to map reduced YCbCr range to DAC Full-scale

    WR_REG,THS8200,0x01,0x41,0x40 // csm_clip_gy_low    

    WR_REG,THS8200,0x01,0x42,0x40 // csm_clip_bcb_low    

    WR_REG,THS8200,0x01,0x43,0x40 // csm_clip_rcr_low    

    WR_REG,THS8200,0x01,0x44,0xAC // csm_clip_gy_high    

    WR_REG,THS8200,0x01,0x45,0xAC // csm_clip_bcb_high  

    WR_REG,THS8200,0x01,0x46,0xAC // csm_clip_rcr_high  

    WR_REG,THS8200,0x01,0x47,0x40 // csm_shift_gy        

    WR_REG,THS8200,0x01,0x48,0x40 // csm_shift_bcb      

    WR_REG,THS8200,0x01,0x49,0x40 // csm_shift_rcr      

    WR_REG,THS8200,0x01,0x4A,0xDC // csm_mult_gy_msb    

    WR_REG,THS8200,0x01,0x4B,0x44 // csm_mult_bcb_rcr_msb

    WR_REG,THS8200,0x01,0x4C,0xAB // csm_mult_gy_lsb    

    WR_REG,THS8200,0x01,0x4D,0x91 // csm_mult_bcb_lsb    

    WR_REG,THS8200,0x01,0x4E,0x91 // csm_mult_rcr_lsb    

    WR_REG,THS8200,0x01,0x4F,0xF5 // csm_mode    

    WR_REG,THS8200,0x01,0x70,0x40 // dtg_hlength_lsb    

    WR_REG,THS8200,0x01,0x71,0x03 // dtg_hdly_msb        

    WR_REG,THS8200,0x01,0x72,0x31 // dtg_hdly_lsb        

    WR_REG,THS8200,0x01,0x73,0x07 // dtg_vlength_lsb    

    WR_REG,THS8200,0x01,0x74,0x00 // dtg_vdly_msb        

    WR_REG,THS8200,0x01,0x75,0x07 // dtg_vdly_lsb        

    WR_REG,THS8200,0x01,0x76,0x00 // dtg_vlength2_lsb    

    WR_REG,THS8200,0x01,0x77,0xC7 // dtg_vdly2_msb      

    WR_REG,THS8200,0x01,0x78,0xFF // dtg_vdly2_lsb      

    WR_REG,THS8200,0x01,0x79,0x00 // dtg_hs_in_dly_msb  

    WR_REG,THS8200,0x01,0x7A,0x0F // dtg_hs_in_dly_lsb   use to adjust horizontal alignment

    WR_REG,THS8200,0x01,0x7B,0x00 // dtg_vs_in_dly_msb  

    WR_REG,THS8200,0x01,0x7C,0x00 // dtg_vs_in_dly_lsb   use to adjust vetical alignment

    WR_REG,THS8200,0x01,0x82,0x03 // pol_cntl  exterrnal FID          

    END_DATASET

  • 谢谢Mister Lei !

    跟我这边调试的寄存器对比后,图像是调试出来了,但是色彩不对!

    还在继续摸索调试!

    800*480的信号直接点7寸panel显示是正常的,但是通过8200转换为YPBPR后,目前色彩不对。

  • 那就赶紧点这个问题解决了吧...呵呵

  • 再请教Mister Lei,

    目前8bit RGB转YPBPR输出,显示颜色不正常,还是没有找到解决办法。Y通道是正常的,示波器测试PBPR两个通道输出的颜色不对,不知道是哪里寄存器设置的有问题啦,求教!

  • 目前8bit RGB转YPBPR输出,显示颜色不正常,还是没有找到解决办法。Y通道是正常的,示波器测试PBPR两个通道输出的颜色不对,不知道是哪里寄存器设置的有问题啦,求教!

    3x8bit RGB点屏正常显示:

    通过THS8200将3x8BIT转为YPBPR输出颜色不对,图像不正常。

  • 你好,想请教关于ths8200的问题,能看一下吗?http://www.deyisupport.com/question_answer/analog/data_converters/f/58/t/19991.aspx

  • 请问你是怎么解决的,我也碰到你这样的问题,谢谢你