TIDA-01022: ADC12DJ3200AAVR SerDes Layout

chaoqiang chen

Prodigy 50 points

Part Number: TIDA-01022
Other Parts Discussed in Thread: ADC12DJ3200

Dome Board gerber with TI 《JESD204B Physical Layer》 unmatched.

How should I proceed with my design:

1. JESD204B signal, should one choose the inner layer or the surface layer?

2. Do I still need to do the packaging and sealing treatment?

5 个月前

0 Vivian Gao 5 个月前

TI__Mastermind 36650 points

Which document does your screenshot come from? Could you please send the link？
Is your question mainly related to TIDA-01022 or ADC12DJ3200AAVR? Because they belong to different sub forums

0 chaoqiang chen 5 个月前回复 Vivian Gao

Prodigy 50 points

This is the link to the document JESD204B Physical Layer (PHY) https://www.ti.com/lit/ml/slap162/slap162.pdf We are currently using ADC12DJ3200 for the design, so there are some doubts regarding the layout here.

0 Vivian Gao 5 个月前回复 chaoqiang chen

TI__Mastermind 36650 points

Ok，please wait for our reply

0 Vivian Gao 5 个月前回复 Vivian Gao

TI__Mastermind 36650 points

JESD Serdes routing does not need to be matched in length, only the P/N inter-pair needs to be, the internal FPGA elastic buffer will take care of the lane delay/mismatches.

I would download and study the layout on our ADC12DJ3100EVM. This will give you good guidance on how to route these serdes lanes and which layers to use.

Typically we route these on the top and/or bottom.

0 chaoqiang chen 5 个月前回复 Vivian Gao

Prodigy 50 points

OK, thanks! Looking forward to your reply.

数据转换器

数据转换器论坛

TIDA-01022: ADC12DJ3200AAVR SerDes Layout