If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
我看ADC08D500的datasheet明确写“The ADC08D500 has differential LVDS clock inputs, CLK+ and CLK-, which must be driven with a differential, a.c. coupled clock signal”，内部有匹配和偏置“The clock inputs are internally terminated and biased.”，是不是我也可以用差分正弦信号呢？
