Other Parts Discussed in Thread: TLV320AIC3204EVM-K, TLV320AIC3204
器件型号: TLV320AIC3204EVM-K
主题: TLV320AIC3204 中讨论的其他器件
固件刷新到控制器后、

This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Other Parts Discussed in Thread: TLV320AIC3204EVM-K, TLV320AIC3204
器件型号: TLV320AIC3204EVM-K
主题: TLV320AIC3204 中讨论的其他器件
固件刷新到控制器后、

您好、
请帮助我解决这个 DFUUSB 问题我现在陷入了这个问题、我无法将代码刷写到 EVM 板、为什么我使用 Windows 11。 我在驱动程序中有疑问,但我实际上是从网站下载. 我尝试了正确的步骤 e2e.ti.com/.../5584.How-to-Revive-a-USB-Audio-EVM.pdf 这个文件,但我没有刷新程序只有两次,它完成了,但当我断开连接 USB 它丢失. 现在我尝试使用相同的步骤刷新 agin 它已失败. 或设备管理器上的 DFUUSB 模式。 所以我应该做什么从 DFUUSB 模式切换模式到音频模式.
我需要帮助、
您好、
您能否确保 USB-MODEVM 上的 SW2 设置为“2、4、5 和 8“、而其他设置为“On“。 不过、这似乎就是您拥有的。
您能否将 I2S 线路连接到 USB-MODEVM 上的 J14、而不是 EVM 上的 P22? 这是我建议用于外部音频串行接口连接的配置。
一旦 MCLK 连接到该接头、您是否在 J14 的引脚上看到这些时钟? 您能用示波器来检查吗?
此致、
Mir
您好、
我对其进行了测试、发现内部 LDO 未上电。 附件是我使用的脚本、您可以转换回您的格式:
# const codec_register CODEC_DEF_REG_DATA[] = w 30 # ===================================================== # ===================== PAGE 0 ======================== # ===================================================== # want to be in master mode # note: to be in master mode, make sure 0x1b has bclk and wclk outputs # and bdiv is enabled (registers 0x1d/1e) w 30 00 00 # Select Page 0 # Software reset w 30 01 01 # ---------- PLL CONFIG (MCLK = 4 MHz → 8 kHz Fs) ---------- w 30 04 03 # PLL input = MCLK, CODEC_CLK = PLL w 30 05 D4 # PLL power up, P=5, R=4 D4 or 0x91 w 30 06 20 # J=32 w 30 07 00 # D MSB w 30 08 00 # D LSB # ---------- DAC CLOCK TREE ---------- w 30 0b 84 # NDAC=4, power up w 30 0c 99 # MDAC=25, power up w 30 0e 80 # DOSR=128 → Fs = 8kHz w 30 12 84 # NADC=4, power up w 30 13 99 # MADC=25, power up w 30 14 80 # AOSR=128 # ---------- I2S DIGITAL ---------- w 30 1b 0C # I2S, 16bit, BCLK and WCLK are output from device w 30 1d 01 # DAC clock source 0x01 #bdiv_clkin=dac_mod_clk w 30 1e 84 # BCLK divider 84 #bclk ndiv powered up, =4 # Set the DAC Mode to PRB_P8 w 30 3c 08 # 4Mhz * (R*j.d)/P # 4 * 4 * 32 / 5 = 102.4MHz # /ndac = 102.4/4 -> 25.6MHz = DAC_CLK # /mdac = 25.6MHz/25 = 1.024MHz = DAC_MOD_CLK # /dosr = 1.024/128 = 8khz = dac_fs # dac_mod_clk / 4 = 256kHz = bclk -> (2 channel 16 bit data) # ===================================================== # ===================== PAGE 1 ======================== # ===================================================== w 30 00 01 # Select Page 1 # Disable Internal Crude AVdd in presence of external AVdd supply or before #powering up internal AVdd LDO w 30 01 08 # Enable Master Analog Power Control w 30 02 00 # Set the REF charging time to 40ms w 30 7b 01 w 30 03 00 #Playback Configuration Register 1 w 30 04 00 # Playback Configuration Register 2 w 30 09 30 #Output Driver Power Control Register #hpl and hpr powered up, line outs powered down w 30 0a 00 #Output Driver Power Control Register #avdd spply for hp w 30 0c 08 #HPL Routing Selection Register #ldac pos terminal routed to hpl w 30 0d 08 #HPR Routing Selection Register #rdac pos terminal routed to hpr w 30 0e 08 # Left DAC → LOL #ldac routed to lol w 30 0f 08 # Right DAC → LOR #rdac routed to lor w 30 10 00 # HPL Driver Gain Setting Register #hpl driver not muted w 30 11 00 # HPR Driver Gain Setting Register #hpr driver not muted w 30 14 25 # Headphone Driver Startup Control Register #HP ramps over 5 time constants, power up determined with 6k w 30 16 00 # IN1L to HPL Volume Control Register #in1l to hpl volume = 0db (path not set) # /* ---------- MIC (optional) ---------- */ w 30 33 60 #MIC Biase 2.5v #bias powered up set to 2.5V w 30 34 04 #Left MICPGA Positive Terminal Input Routing Configuration #in3l routed to left micpa with 10k resistance w 30 36 40 #Left MICPGA Negative Terminal Input Routing Configuration #cm1l to left neg terminal with 10k w 30 3b 00 #Left MICPGA Volume Control Register #left micpga gain enabled, 0db w 30 3c 00 #Right MICPGA Volume Control Register #same for right micpga (nothing connected) # w 30 46 0A # MICBIAS = 2.5V # w 30 48 40 # MICPGA P = MIC 10k # w 30 49 40 # MICPGA M = CM 10k # w 30 47 00 # MIC gain = 0dB # ===================================================== # ===================== PAGE 0 ======================== # ===================================================== w 30 00 00 # Select Page 0 w 30 3f D6 # Powerup DAC left channel #ldac and rdac powered up w 30 40 00 # Left & Right channel DAC unmuted w 30 41 00 # DAC digital gain = 0dB #ldac gain=0db w 30 51 80 # Powerup ADC C0 #ladc powered up, radc powered down w 30 52 00 # ADC channel unmuted, 0dB #both ladc and radc unmuted w 30 53 00 # ADC Digital Volume Control Coarse = 0dB # ===================================================== # ===================== PAGE 1 ======================== # ===================================================== # w 30 0 01 # Select Page 1 # w 30 35 44 # LDAC and RDAC router to L & R mixer amplifier # w 30 36 80 # w 30 37 80 # w 30 38 80 # Left Analog Vol to SPR, unmuted # w 30 39 80 # Right Analog Vol to SPR, unmuted # w 30 42 04 # Left Speaker gain = 6dB, unmuted # w 30 43 04 # Left Speaker gain = 6dB, unmuted # w 30 32 C6 # Speaker drivers power up
此致、
Mir
感谢 Mir Jeffres 现在时钟是生成好现在,但音频数据是零. 
检查 rawR:0 0 0 0 0 0
[00:11:00.913,380] 音频:检查单声道:0 0 0 0
[PCM] PCM_INDEX=160 mono_samples=160
[00:11:00.913,638] i2s_nrfx:i2s_nrfx_write:排队的 TX 0x2000baa0
[00:11:00.931,607] i2s_nrfx:data_handler:排队的 RX 0x2000bd20
[00:11:00.931,788] i2s_nrfx:free_tx_buffer:释放 TX 0x2000c220
[00:11:00.931,966] i2s_nrfx:supply_next_buffers:下一个缓冲区:0x2000c720/0x2000c220
[00:11:00.932,178] i2s_nrfx:i2s_nrfx_read:已释放 RX 0x2000bd20
PCM 原始值: [00:11:00.932,381]音频:配对 0:l=0 R=0
[00:11:00.932,520] 音频:配对 1:L=0 R=0
[00:11:00.932,658] 音频:配对 2:L=0 R=0
[00:11:00.932,795] 音频:配对 3:L=0 R=0
[00:11:00.932,932] 音频:配对 4:L=0 R=0
[00:11:00.933,070] 音频:配对 5:L=0 R=0
[00:11:00.933,198] 音频:
检查 rawR:0 0 0 0 0 0
[00:11:00.933,389] 音频:检查单声道:0 0 0 0 0
[PCM] PCM_INDEX=320 mono_samples=160
[ADPCM] size=163 data=[00:11:00.933,847] 音频:00
[00:11:00.933,956] 音频:00
[00:11:00.934,064] 音频:00
[00:11:00.934,172] 音频:00
[00:11:00.934,280] 音频:00
[00:11:00.934,388] 音频:00
[00:11:00.934,496] 音频:00
[00:11:00.939,609] 音频:00
[00:11:00.939,721] 音频:00
[00:11:00.939,832] 音频:00
[00:11:00.939,943] 音频:00
[00:11:00.940,055] 音频:00
[00:11:00.940,166] 音频:00
[00:11:00.940,277] 音频:00
[00:11:00.940,389] 音频:00
[00:11:00.940,500] 音频:00
[00:11:00.940,612] 音频:00
[00:11:00.940,723] 音频:00
[00:11:00.940,833] 音频:00
[00:11:00.940,941] 音频:00
[00:11:00.941,047] 音频:
[00:11:00.941,163] 音频:[ADPCM]队列已满、帧已丢弃
[00:11:00.941,325] i2s_nrfx:i2s_nrfx_write:排队的 TX 0x2000bd20
[00:11:00.951,608] i2s_nrfx:data_handler:排队的 RX 0x2000bfa0
[00:11:00.951,788] i2s_nrfx:free_tx_buffer:释放的 TX 0x2000c4a0
[00:11:00.951,967] i2s_nrfx:supply_next_buffers:下一个缓冲区:0x2000baa0/0x2000c4a0
[00:11:00.952,178] i2s_nrfx:i2s_nrfx_read:释放 RX 0x2000bfa0
PCM 原始:[00:11:00.952,381] 音频:配对 0:l=0 R=0
[00:11:00.952,520] 音频:配对 1:L=0 R=0
[00:11:00.952,658] 音频:2 对:L=0 R=0
[00:11:00.952,795] 音频:配对 3:L=0 R=0
[00:11:00.952,933] 音频:配对 4:L=0 R=0
[00:11:00.953,070] 音频:配对 5:L=0 R=0
[00:11:00.953,201] 音频:
检查 rawR:0 0 0 0 0 0
[00:11:00.953,394] 音频:检查单声道:0 0 0 0 0
[PCM] PCM_INDEX=160 mono_samples=160
[00:11:00.953,652] i2s_nrfx:i2s_nrfx_write:排队的 TX 0x2000bfa0
[00:11:00.971,608] I2S_nrfx :data_handler:排队的 RX 0x2000c220
[00:11:00.971,788] i2s_nrfx:free_tx_buffer:释放 TX 0x2000c720
[00:11:00.971,967] i2s_nrfx:SUPPLY_nExt_buffers:下一个缓冲区:0x2000bd20/0x2000c720
[00:11:00.972,179] I2S_nrfx :I2S_nrfx_read:已释放 RX 0x2000c220
PCM 原始:[00:11:00.972,382] 音频:配对 0:L=0 R=0
[00:11:00.972,521] 音频:配对 1:L=0 R=0
[00:11:00.972,658] 音频:2 对:L=0 R=0
[00:11:00.972,796] 音频:配对 3:L=0 R=0
[00:11:00.972,933] 音频:配对 4:L=0 R=0
[00:11:00.973,070] 音频:配对 5:L=0 R=0
[00:11:00.973,202] 音频:
检查 rawR:0 0 0 0 0 0
[00:11:00.973,397] 音频:检查单声道:0 0 0 0 0
[PCM] PCM_INDEX=320 mono_samples=160
[ADPCM] size=163 data=[00:11:00.973,855] 音频:00
[00:11:00.973,964] 音频:00
[00:11:00.974,072] 音频:00
[00:11:00.974,180] 音频:00
[00:11:00.974,288] 音频:00
[00:11:00.974,396] 音频:00
[00:11:00.974,504] 音频:00
[00:11:00.979,618] 音频:00
[00:11:00.979,729] 音频:00
[00:11:00.979,840] 音频:00
[00:11:00.979,952] 音频:00
[00:11:00.980,063] 音频:00
[00:11:00.980,174] 音频:00
[00:11:00.980,286] 音频:00
[00:11:00.980,397] 音频:00
[00:11:00.980,509] 音频:00
[00:11:00.980,620] 音频:00
[00:11:00.980,731] 音频:00
[00:11:00.980,843] 音频:00
[00:11:00.980,954] 音频:00
[00:11:00.981,064] 音频:
ADC 路径未打开。
您好、
您能否更改第 1 页中的这些寄存器以通过混频放大器更改模拟旁路路径、从而使 PGA 的输入也进入 HPL/HPR:
w a0 00 01 #第 1 页
W a0 09 33 #HPL/HPR 已上电、故障/错误已上电
W a0 0c 0A #mal 且 LDAC 路由到 HPL
W a0 0d 0A #Mar 和 RDAC 路由到 HPR
您可以根据需要设置格式(只需更改第 1 页中已使用这些寄存器的行):
{0x09、0x33}
{0x0C、0x0A}
{0x0D、0x0A}
此致、
Mir
您好、
我的音频不工作,为什么 DOUT 是工作的
,但当我试图与麦克风交谈,时间没有变化,我配置音频传输的必要寄存器,但我没有得到音频输出现在我做的 MCLK 使用从 EVM 和从编解码器采取 BCLK 和 LRCK,并尝试从编解码器发送数据到 Nordic 但我没有得到相同的时钟配置,我习惯传输.
您好、
目前我正在尝试从我们的默认混合获得音频,所以我使用 BCLK=3MHz LRCK=48kHz MCLK =12MHz 但我没有从 devucce 获得 AUdioi 数据为什么?? 我将在此处共享当前配置、
目前我正在尝试使用 EVM 默认条件获取音频数据。
我的设置是:
MCLK = 12MHz
BCLK = 3MHz
LRCK = 48kHz
我使用 EVM 生成的 MCLK、BCLK 和 LRCK、并将它们连接到 nRF54L15 板。
但是、我没有在 nRF54L15 端收到任何音频数据。
一个问题是 ADC 数据保持为零。 我尝试使用 IN3L 麦克风输入、但我没有从 EVM 获得任何 ADC 值。
我的编解码器 ADC 初始化成功完成、时钟存在、但 ADC 样本保持为零。
有人能帮助确定可能存在的问题吗? 我想知道这个问题是与 IN3L 输入路由、麦克风路径配置、I2S 时钟还是与 Nordic I2S 接收配置有关。
谢谢你。