请注意,本文内容源自机器翻译,可能存在语法或其它翻译错误,仅供参考。如需获取准确内容,请参阅链接中的英语原文或自行翻译。
器件型号:TMS320F28377S 工具/软件:Code Composer Studio
您好!
我使用 ePWM 模块、遇到了问题。
有人能给我一些关于如何获取波形的提示吗,如附图中所示?
感谢你的帮助
此致
Szymon
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
工具/软件:Code Composer Studio
您好!
我使用 ePWM 模块、遇到了问题。
有人能给我一些关于如何获取波形的提示吗,如附图中所示?
感谢你的帮助
此致
Szymon
Szymon、
一种方法是在向上计数模式下配置三个独立的 PWM 模块、并使用同步时基、然后按照附件中所示设置 AQ 模块。
此致、
Richard
您好!
一开始、我就遇到了同步时基问题。 u 使用 EPWMXLINK、但无法正常工作。
void InitEPwm1 (void) { EPwm6Regs.TBPRD = 10000;// EPwm6Regs.CMPA.bit.CMPA = 2500;//wypelnienie A EPwm6Regs.CMPB.bit.CMPB = 0;//wypelnienie B EPwm6Regs.TBPHS.ALL = 0; EPwm6Regs.TBCTR = 0; EPwm6Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; EPwm6Regs.TBCTL.bit.PHSEN = TB_DISABLE; EPwm6Regs.TBCTL.bit.PRDLD = TB_SHADOW; EPwm6Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE; EPwm6Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; EPwm6Regs.TBCTL.bit.CLKDIV = TB_DIV1; EPwm6Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; EPwm6Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; EPwm6Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO; EPwm6Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO; EPwm6Regs.AQCTLA.bit.ZRO = AQ_SET; EPwm6Regs.AQCTLA.bit.CAU = AQ_CLEAR; EPwm6Regs.AQCTLB.bit.ZRO = AQ_SET; EPwm6Regs.AQCTLB.bit.CBU = AQ_CLEAR; EPwm2Regs.CMPA.bit.CMPA = 5000;//wypelnienie A EPwm2Regs.CMPB.bit.CMPB = 0;//wypelnienie B EPwm2Regs.TBPHS.ALL = 0; EPwm2Regs.TBCTR = 0; EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; EPwm2Regs.TBCTL.bit.PHSEN = TB_DISABLE; EPwm2Regs.TBCTL.bit.PRDLD = TB_SHADOW; EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_DISABLE; EPwm2Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1; EPwm2Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW; EPwm2Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW; EPwm2Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO; EPwm2Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO; EPwm2Regs.AQCTLA.bit.CAU = AQ_CLEAR; EPwm2Regs.AQCTLA.bit.ZRO = AQ_SET; EPwm2Regs.AQCTLB.bit.CBU = AQ_CLEAR; EPwm2Regs.AQCTLB.bit.ZRO = AQ_SET; EPwm2Regs.EPWMXLINK.BIT.CMPALINK = 5; }