工具/软件:TI C/C++编译器
CDCE62005 VHDL 配置代码
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
您好!
示例 FPGA 代码可从 eInfochips 网站下载。 clock_spi2x.v 和 clock_spi3x.v 文件包含编程到时钟发生器中的寄存器值。 spi3x.v 是 C6678 EVM 的延续、不用于 C6657 EVM。 spi2x.v 文件包含以下 Verilog 代码。
否则,如果(PLL_Lock2 &(write_recd!=Write_data))开始
案例(Write_data[3:0])
4 'd 0:blk_mem_Write_data<= Write_data;//E984_0320
4 'd1:blk_mem_Write_data<= Write_data;//6984_0301
4 'd 2:blk_mem_Write_data<= Write_data;//E902_0302
4 'd 3:blk_mem_Write_data<= Write_data;//E984_0303
4 'd 4:blk_mem_Write_data<= Write_data;//6986_0314
4 'd 5:blk_mem_Write_data<= Write_data;//101C_0BE5
4 'd 6:blk_mem_Write_data<= Write_data;//04BE_0F06
4 'd 7:blk_mem_Write_data<= Write_data;//FD00_37F7
默认:开始结束//0000008e
端箱
这些是从 CDCE 编程工具保存的文件中编程到 CDCE62005中的寄存器值。
此致、Bill