This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/power-management-group/power-management/f/power-management-forum/838143/tps5430-phase-node-negative-voltage-question
您好、Ting、
根据数据表、如果负尖峰小于10ns、则当负尖峰处于-4V 范围内时是安全的。
为了降低这种负尖峰、建议像下面这样小心地布局、使输入小环路(二极管、输入电容、IC Vin 引脚和 PH 引脚)尽可能小。 在关键环路下方的第二层上放置不间断的 GND 覆铜也会减少此尖峰。
