This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/771235/66ak2h12-ddr3-impedance-control-register-0
您好、香榭丽舍
我们引用的"spru7c"是 DDR3用户指南。 此 TRM 介绍了 ZQnCR0 (n=0至3)
我们有 ZQnCR1、ZQnSR0、ZQnSR1寄存器。
但是、我不会对这种"n"的含义进行取消 clrear。 请告诉我们这个"n"定义吗?
此致、
Kz777