This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/823709/66ak2h14-does-ddr3b-could-be-setup-at-32-bit
大家好！
我正在尝试在32位中设置 DDR3B、您是否有任何代码示例以继续。
此致、
François μ A
您好！
我查看 了 ccs_base\emulation\boards\xtcievmk2x\gel 下的 GEL 文件、我们始终将 DDR3B 设置为64位。 让我检查一下我们是否有任何32位示例。
此致、Eric
尊敬的 Eric：
谢谢、
我使用没有以下定义的文件：
#define DDR3B_BASE_ADDR (0x21020000) #define DDR3B_STATUS (*(int*)(DDR3B_BASE_ADDR + 0x00000004)) #define DDR3B_SDCFG (*(int*)(DDR3B_BASE_ADDR + 0x00000008)) #define DDR3B_SDRFC (*(int*)(DDR3B_BASE_ADDR + 0x00000010)) #define DDR3B_SDTIM1 (*(int*)(DDR3B_BASE_ADDR + 0x00000018)) #define DDR3B_SDTIT2 (*(int*)(DDR3B_BASE_ADDR + 0x0000001C) #define DDR3B_SDTIM3 (*(int*)(DDR3B_BASE_ADDR + 0x00000020)) #define DDR3B_SDTIM4 (*(int*)(DDR3B_BASE_ADDR + 0x00000028)) #define DDR3B_ZQCFG (*(int*)(DDR3B_BASE_ADDR + 0x000000C8) #define DDR3B_TMPALRT (*(int*)(DDR3B_BASE_ADDR + 0x000000CC)) #define DDR3B_DDRPHYC (*(int*)(DDR3B_BASE_ADDR + 0x000000E4) #define DDR3B_PHY_CFG_BASE (0x02328000) #define DDR3B_PIR (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000004)) #define DDR3B_PGCR0 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000008)) #define DDR3B_PGCR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000000C) #define DDR3B_PGCR2 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000008C)) #define DDR3B_PGSR0 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000010)) #define DDR3B_PGSR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000014)) #define DDR3B_PTR0 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000001C) #define DDR3B_PTR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000020)) #define DDR3B_PTR2 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000024)) #define DDR3B_PTR3 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000028)) #define DDR3B_PTR4 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000002C) #define DDR3B_DSGCR (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000040)) #define DDR3B_DCR (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000044)) #define DDR3B_MR0 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000054)) #define DDR3B_MR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000058)) #define DDR3B_MR2 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000005C) #define DDR3B_DTCR (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000068)) #define DDR3B_DTPR0 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000048)) #define DDR3B_DTPR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x0000004C)) #define DDR3B_DTPR2 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000050)) #define DDR3B_PLLCR (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000018)) #define DDR3B_ZQ0CR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000184) #define DDR3B_ZQ1CR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x00000194) #define DDR3B_ZQ2CR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x000001A4)) #define DDR3B_ZQ3CR1 (*(int*)(DDR3B_PHY_CFG_BASE + 0x000001B4)) #define DDR3B_TEST_START_ADDRESS (0x60000000) #define DDR3B_TEST_END_ADDRESS (DDR3B_TEST_START_ADDRESS +(4 * 100)) #define DDR3B_BASE_ADDRESS 0x60000000
这说明了 DDR3B 无法初始化。
感谢您抽出宝贵时间帮我解决问题。
