[参考译文] TDA4VM：在 TDA4中使用 R5FMCU 来控制 OSPI 传统模式读写操作

admin

Guru**** 2008950 points

请注意，本文内容源自机器翻译，可能存在语法或其它翻译错误，仅供参考。如需获取准确内容，请参阅链接中的英语原文或自行翻译。

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1281413/tda4vm-using-r5fmcu-in-tda4-to-control-ospi-legacy-mode-read-and-write-operations

器件型号：TDA4VM

您想要实现的功能：

1.通过访问 OSPI 的 TX-FIFO 和 RX-FIFO 来发送和接收数据

2.通过8条线路接收或发送数据

当前配置为使用传统模式、8位地址、数据和命令模式。发送时可测量 CLK 和 DQ[0-8]。接收时没有 CLK 信号、无法读取该值。具体的配置寄存器值如下所示。请见下方。什么原因？

Fullscreen

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
CONFIG_REG = 80783981
DEV_INSTR_RD_CONFIG_REG = 133300
DEV_INSTR_WR_CONFIG_REG = 1f033002
DEV_DELAY_REG = a0a0a0a
RD_DATA_CAPTURE_REG = 0
DEV_SIZE_CONFIG_REG = 81002
SRAM_PARTITION_CFG_REG = 3f
IND_AHB_ADDR_TRIGGER_REG = 4000000
DMA_PERIPH_CONFIG_REG = 0
REMAP_ADDR_REG = 0
MODE_BIT_CONFIG_REG = 200
SRAM_FILL_REG = 0
TX_THRESH_REG = 1
RX_THRESH_REG = 1
WRITE_COMPLETION_CTRL_REG = 10005
NO_OF_POLLS_BEF_EXP_REG = ffffffff
IRQ_STATUS_REG = 0
IRQ_MASK_REG = f7fff
LOWER_WR_PROT_REG = 0
UPPER_WR_PROT_REG = 0
WR_PROT_CTRL_REG = 0
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

CONFIG_REG = 80783981
DEV_INSTR_RD_CONFIG_REG = 133300
DEV_INSTR_WR_CONFIG_REG = 1f033002
DEV_DELAY_REG = a0a0a0a
RD_DATA_CAPTURE_REG = 0
DEV_SIZE_CONFIG_REG = 81002
SRAM_PARTITION_CFG_REG = 3f
IND_AHB_ADDR_TRIGGER_REG = 4000000
DMA_PERIPH_CONFIG_REG = 0
REMAP_ADDR_REG = 0
MODE_BIT_CONFIG_REG = 200
SRAM_FILL_REG = 0
TX_THRESH_REG = 1
RX_THRESH_REG = 1
WRITE_COMPLETION_CTRL_REG = 10005
NO_OF_POLLS_BEF_EXP_REG = ffffffff
IRQ_STATUS_REG = 0
IRQ_MASK_REG = f7fff
LOWER_WR_PROT_REG = 0
UPPER_WR_PROT_REG = 0
WR_PROT_CTRL_REG = 0
INDIRECT_READ_XFER_CTRL_REG = 0
INDIRECT_READ_XFER_WATERMARK_REG = ffffffff
INDIRECT_READ_XFER_START_REG = 0
INDIRECT_READ_XFER_NUM_BYTES_REG = 0
INDIRECT_WRITE_XFER_CTRL_REG = 0
INDIRECT_WRITE_XFER_WATERMARK_REG = ffffffff
INDIRECT_WRITE_XFER_START_REG = 0
INDIRECT_WRITE_XFER_NUM_BYTES_REG = 0
INDIRECT_TRIGGER_ADDR_RANGE_REG = 4
FLASH_COMMAND_CTRL_MEM_REG = 0
FLASH_CMD_CTRL_REG = 0
FLASH_CMD_ADDR_REG = 0
FLASH_RD_DATA_LOWER_REG = 0
FLASH_RD_DATA_UPPER_REG = 0
FLASH_WR_DATA_LOWER_REG = 0
FLASH_WR_DATA_UPPER_REG = 0
POLLING_FLASH_STATUS_REG = 0
PHY_CONFIGURATION_REG = 0
PHY_MASTER_CONTROL_REG = 800000
DLL_OBSERVABLE_LOWER_REG = ff81f9
DLL_OBSERVABLE_UPPER_REG = 0
OPCODE_EXT_LOWER_REG = 13edfa00
OPCODE_EXT_UPPER_REG = 6f90000
MODULE_ID_REG = 3000300

Fullscreen

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
static int32_t xg_ospi_reg_read(OSPI_Handle handle)
{
    OSPI_v0_HwAttrs const *hwAttrs = NULL;
    int32_t                regVal = 0;
    CSL_ospi_flash_cfgRegs *pRegs;
    int32_t val;
    hwAttrs = (OSPI_v0_HwAttrs const *)handle->hwAttrs;
    pRegs = (CSL_ospi_flash_cfgRegs *)(hwAttrs->baseAddr);
    CSL_REG32_WR(hwAttrs->dataAddr, 0x555aa5aa);
    wait_idle(handle);
    //val = CSL_REG32_RD(&pRegs->CONFIG_REG);
    //UART_printf("----------xiongg %s %d: config reg = %x\n",__FUNCTION__,__LINE__, val);
    val = CSL_REG32_RD((char *)hwAttrs->dataAddr);
    UART_printf("----------xiongg %s %d: val = %x\n",__FUNCTION__,__LINE__, val);
    return 0;
}
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

static int32_t xg_ospi_reg_read(OSPI_Handle handle)
{
    OSPI_v0_HwAttrs const *hwAttrs = NULL;
    int32_t                regVal = 0;
	CSL_ospi_flash_cfgRegs *pRegs;
	int32_t val;

    hwAttrs = (OSPI_v0_HwAttrs const *)handle->hwAttrs;
	pRegs = (CSL_ospi_flash_cfgRegs *)(hwAttrs->baseAddr);

	CSL_REG32_WR(hwAttrs->dataAddr, 0x555aa5aa);
	wait_idle(handle);
	//val = CSL_REG32_RD(&pRegs->CONFIG_REG);
	//UART_printf("----------xiongg %s %d: config reg = %x\n",__FUNCTION__,__LINE__, val);
	val = CSL_REG32_RD((char *)hwAttrs->dataAddr);
	UART_printf("----------xiongg %s %d: val = %x\n",__FUNCTION__,__LINE__, val);

	return 0;
}

只有4个脉冲才能写入4个字节的数据

读取数据为0

2 年多前

0 admin 2 年多前

TI__Guru**** 2008950 points

请注意，本文内容源自机器翻译，可能存在语法或其它翻译错误，仅供参考。如需获取准确内容，请参阅链接中的英语原文或自行翻译。

您好！

请参阅上提供的 OSPI 驱动程序示例。 /packages/ti/drv/spi/test/ospi_flash src
此 UT 包含传统 SPI 模式的测试用例。这应该能为您实施用例提供良好的参考。

此致、
帕尔特

0 admin 2 年多前

TI__Guru**** 2008950 points

请注意，本文内容源自机器翻译，可能存在语法或其它翻译错误，仅供参考。如需获取准确内容，请参阅链接中的英语原文或自行翻译。

您好：

我参考了 pdk_jacinto_08_06_01_03中/packages/ti/drv/spi/test/ospi_flash src 中提供的 OSPI 驱动程序示例、
未获得相应结果。 "spruil1c.pdf"中有以下说明：传统模式允许软件直接访问低电平发送和接收 FIFO、而绕过高层进程。

"低级发送和接收 FIFO"的访问地址是什么？我想直接访问发送和接收 FIFO、谢谢！