This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
https://e2e.ti.com/support/tools/simulation-hardware-system-design-tools-group/sim-hw-system-design/f/simulation-hardware-system-design-tools-forum/706276/tida-00423-layer-stack-and-dimensions-of-high-speed-front-end-for-pcie-gen-3-cards-reference-design
尊敬的 TI 团队：
是否可以获取您的参考设计的层堆栈和尺寸？
谢谢你
弗雷德里克
您好、Frederick、
很抱歉耽误你的时间。 我连接了层叠。
还包括基本尺寸。
此致、
Lee
